Skip to content
Electronic Modeling
UKEN
Menu

Vector Logic for Testing Functions and Structures

V. Hahanov, E. Litvinova, A. Voronov

Èlektron. model. 2026, 48(5):93-113

Full text (PDF)

Українська версія

Abstract

Vector logic computations are an efficient mechanism for in-memory intelligent computations that use read-write transactions to solve practical problems of analysis and control of physical, social, and business processes based on monitoring. For any given situation, an over-specified model of the digital structure and functionality can be constructed, which eliminates the need for computational analysis algorithms to arrive at a solution. The research aims to reduce the time and energy costs associated with managing processes and phenomena in the digital world. The means of achieving this goal is the use of vector-logical in-memory computing mechanisms, which simplify algorithms through the exponential redundancy of data structures. Functions and structures are analyzed from the perspective of algorithmic simplicity for modeling and simulation. Several mechanisms based on Cartesian logic are proposed for modeling a logical vector according to the structure of a digital circuit. The logical vector is used to generate a test map using three matrix operations. The MOSI cloud service is proposed, which models test sets and faults as truth table addresses in digital circuits and functionalities.

Keywords

computing functions and structures, vector logic functionality, vector logic, logical vector, Cartesian logic, intelligent computing, test map, fault simulation, good-value simulation, prompt engineering

References

  1. Markidis, S., et al. (2018). NVIDIA Tensor Core programmability, performance & precision.
  2. Institute of Electrical and Electronics Engineers. (2010). IEEE standard for integrated circuit (IC) open library architecture (OLA) (IEEE Std 1481-2009, pp. 1-658). IEEE.
  3. Esmaieli, E., Sedaghat, Y., & Peiravi, A. (2025). Fanout-based reliability model for SER estimation in combinational circuits. IEEE Transactions on Circuits and Systems I: Regular Papers, 72(1), 228-240. https://doi.org/10.1109/TCSI.2024.3458864
  4. Hwang, M.-E., Jung, S.-O., & Roy, K. (2009). Slope interconnect effort: Gate-interconnect interdependent delay modeling for early CMOS circuit simulation. IEEE Transactions on Circuits and Systems I: Regular Papers, 56(7), 1428-1441. https://doi.org/10.1109/TCSI.2008.2006217
  5. Huang, W., Du, J., Hua, W., Bi, K., & Fan, Q. (2022). A hybrid model-based diagnosis approach for open-switch faults in PMSM drives. IEEE Transactions on Power Electronics, 37(4), 3728-3732. https://doi.org/10.1109/TPEL.2021.3123144
  6. Fu, R., Wille, R., Yoshikawa, N., & Ho, T.-Y. (2025). Efficient Cartesian genetic programming-based automatic synthesis framework for reversible quantum-flux-parametron logic circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. https://doi.org/10.1109/TCAD.2025.3546884
  7. Berndt, A., et al. (2021). Accuracy and size trade-off of a Cartesian genetic programming flow for logic optimization. In 2021 34th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI) (pp. 1-6). IEEE. https://doi.org/10.1109/SBCCI53441.2021.9529968
  8. Dunaeva, O., Autsou, S., Kudelina, K., & Roosileht, M. (2024). Utilizing the fuzzy logic algorithm for Cartesian robot control system in conditions of mechanical damage transmission. In IECON 2024 – 50th Annual Conference of the IEEE Industrial Electronics Society (pp. 1-5). IEEE. https://doi.org/10.1109/IECON55916.2024.10905445
  9. Khan, G.M., Zafari, F., & Mahmud, S.A. (2013). Very short-term load forecasting using Cartesian genetic programming evolved recurrent neural networks (CGPRNN). In 2013 12th International Conference on Machine Learning and Applications (pp. 152-155). IEEE. https://doi.org/10.1109/ICMLA.2013.181
  10. Inglese, P., Vatajelu, E.-I., & Di Natale, G. (2024). Side channel and fault analyses on memristor-based logic in-memory. IEEE Design & Test, 41(3), 29-35. https://doi.org/10.1109/MDAT.2023.3324522
  11. Ye, J., Zhu, J., Cao, J., Bi, H., Ding, Y., & Chen, B. (2024). A novel parallel in-memory logic array based on programmable diodes. IEEE Journal of the Electron Devices Society, 12, 738-744. https://doi.org/10.1109/JEDS.2024.3457021
  12. Chen, X., Song, T., & Han, Y. (2021). RRAM-based analog in-memory computing: Invited paper. In 2021 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH) (pp. 1-6). IEEE. https://doi.org/10.1109/NANOARCH53687.2021.9642235
  13. Nguyen, V.-T., Trinh, Q.-K., Zhang, R., & Nakashima, Y. (2021). XNOR-BSNN: In-memory computing model for deep binarized spiking neural network. In 2021 International Conference on High Performance Big Data and Intelligent Systems (HPBD&IS) (pp. 17-21). IEEE. https://doi.org/10.1109/HPBDIS53214.2021.9658467
  14. Hahanov, V., Litvinova, E., Davitadze, Z., Chumachenko, S., Devadze, D., & Hacimahmud, A.V. (2024). Truth table based intelligent computing. In 2024 31st International Conference on Mixed Design of Integrated Circuits and Systems (MIXDES) (pp. 199-204). IEEE. https://doi.org/10.23919/MIXDES62605.2024.10614035
  15. Privman, V., & Solenov, D. (2006). Decoherence of dynamically manipulated qubits. In 2006 Sixth IEEE Conference on Nanotechnology (pp. 842-845). IEEE. https://doi.org/10.1109/NANO.2006.247790
  16. Durmuş, M.A., Demiralay, K., Khan, M.M., Atalay, Ş.E., & Sarpkaya, İ. (2024). Moiré localization induced enhancement in the decoherence time of interlayer excitons in WSe2-MoSe2 heterobilayers. In 2024 Conference on Lasers and Electro-Optics (CLEO) (pp. 1-2).
  17. Zhu, S., Yu, T., Xu, T., Chen, H., Dustdar, S., Gigan, S., Gunduz, D., Hossain, E., Jin, Y., Lin, F., Liu, B., Wan, Z., Zhang, J., Zhao, Z., Zhu, W., Chen, Z., Durrani, T. S., Wang, H., Wu, J., Zhang, T., & Pan, Y. (2023). Intelligent computing: The latest advances, challenges, and future. (2). https://doi.org/10.34133/icomputing.0006
  18. Tarek, A., Alveed, A., & Farhan, A. (2023). A proof theoretic exploration of mathematical induction in computational paradigm. In 2023 Congress in Computer Science, Computer Engineering, & Applied Computing (CSCE) (pp. 963-972). IEEE. https://doi.org/10.1109/CSCE60160.2023.00162
  19. Kamide, N. (2023). Natural deduction with explosion and excluded middle. In 2023 IEEE 53rd International Symposium on Multiple-Valued Logic (ISMVL) (pp. 24-29). IEEE. https://doi.org/10.1109/ISMVL57333.2023.00016
  20. Chang, S.-H., Liu, C.-N. J., & Küster, A. (2022). Behavioral level simulation framework to support error-aware CNN training with in-memory computing. In 2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD) (pp. 1-4). IEEE. https://doi.org/10.1109/SMACD55068.2022.9816307
  21. Li, S., Zhang, N., Zhang, W., Yang, R., Chang, Y., & Xiong, B. (2024). Framework independent modeling for SRAM-based in-memory computing. In 2024 2nd International Symposium of Electronic Design Automation (ISEDA) (p. 777). IEEE. https://doi.org/10.1109/ISEDA62518.2024.10617799
  22. Westphal, J., & Hardy, J. (2005). Logic as a vector system. Journal of Logic and Computation, 15(5), 751-765. https://doi.org/10.1093/logcom/exi040
  23. Mizraji, E. (2008). Vector logic: A natural algebraic representation of the fundamental logical gates. Journal of Logic and Computation, 18(1), 97-121. https://doi.org/10.1093/logcom/exm057
  24. Mizraji, E. (2020). Vector logic allows counterfactual virtualization by the square root of NOT. Logic Journal of the IGPL, 29(5), 859-870. https://doi.org/10.1093/jigpal/jzaa026
  25. Hahanov, V., Gharibi, W., Chumachenko, S., & Litvinova, E. (2024). Vector synthesis of fault testing map for logic. IAES International Journal of Robotics and Automation, 13(3), 293-306. https://doi.org/10.11591/ijra.v13i3.pp293-306
  26. Hahanov, V., Litvinova, E., Hahanova, H., Chumachenko, S., Davitadze, Z., Hahanova, I., Kulak, H., Ponomarova, V., & Abdullayev, V. H. (2024). Vector-logical in-memory simulation of faults as truth table addresses. In 2024 IEEE East-West Design & Test Symposium (EWDTS) (pp. 1-6). IEEE. https://doi.org/10.1109/EWDTS63723.2024.10873615
  27. Hahanov, V., Devadze, D., Hahanov, I., Chumachenko, S., Litvinova, E., Obrizan, V., Dmytro, P., Mishchenko, A., & Maksymova, N. (2024). Prompt-testing of logic. In 2024 IEEE East-West Design & Test Symposium (EWDTS) (pp. 1-5). IEEE. https://doi.org/10.1109/EWDTS63723.2024.10873774
  28. Hahanov, V., Chumachenko, S., Litvinova, E., Hahanov, I., Ponomarova, V., Khakhanova, H., & Kulak, G. (2024). Faults-as-address simulation. IAES International Journal of Robotics and Automation, 13(4), 452-468. https://doi.org/10.11591/ijra.v13i4.pp452-468
  29. Ahn, B., Jang, J., Na, H., Seo, M., Son, H., & Song, Y. H. (2022). AI accelerator embedded computational storage for large-scale DNN models. In 2022 IEEE 4th International Conference on Artificial Intelligence Circuits and Systems (AICAS) (pp. 483-486). IEEE. https://doi.org/10.1109/AICAS54282.2022.9869991
  30. Wu, B., Zhu, H., Chen, K., Yan, C., & Liu, W. (2023). MLiM: High-performance magnetic logic in-memory scheme with unipolar switching SOT-MRAM. IEEE Transactions on Circuits and Systems I: Regular Papers, 70(6), 2412-2424. https://doi.org/10.1109/TCSI.2023.3254607
  31. MOSI. (n.d.). MOSI software application. Retrieved June 4, 2026, from https://mosilogic.github.io

Received 11.03.2026