V.I. Hahanov, I.V. Iemelianov, M.M. Liubarskyi,
S.V. Chumachenko, E.I. Litvinova, Tamer Bani Amer
Èlektron. model. 2017, 39(6):59-92
Innovative methods have been developed for taking Boolean derivatives, test synthesis on their basis, as well as deductive fault simulation for functional elements specified by the qubit coverage. The analysis methods use vector logical operations: and, or, not, xor, as well as opposite shift of the parts of the qubit form of functionality. Examples of combinational circuits for verification and comparative analysis of the performance of basic and proposed methods are presented. The structure of the embedded processor is described, which executes the operations of taking derivatives, test synthesis, deductive fault simulation for evaluating the quality of input test patterns and diagnosis. The proposed technologies are focused on their implementation in a cloud service or IP-infrastructure of SoC architectures.
test synthesis, SoC design and verification, qubit coverage, digital circuit, fault simulation, Boolean derivative, deductive fault simulation.
1. Hahanov, V., Litvinova, E., Gharibi, W. et al (2017), “Quantum memory-driven computing for test synthesis”, Proceedings of IEEE East-West Design & Test Symposium (EWDTS’2017), Serbia, Novi Sad, 2017, pp. 63-68.
2. Hahanov, V., Gharibi, W., Litvinova, E. and Shkil, A.S. (2015), “Qubit structures of data structure of computing devices”, Elektronnoe modelirovanie, Vol. 37, no. 1, pp. 76-99.
3. Hahanov, V., Òamer Bani Amer, Chumachenko, S.V. and Litvinova, E.I. (2015), “Qubit technologies of analysis and diagnosis of digital devices”, Elektronnoe modelirovanie, Vol. 37, no. 3, pp. 17-40.
4. Skobtsov, Yu. A. and Speransky, D.V. (1980), “Analyticalmethod for synthesis recognizing sequences for discrete devices withmemory”, Autom. RemoteControl,Vol. 41, no. 1, pp. 97-104.
5. Hahanov, V.I., Litvinova, E.I., Hahanova, I.V. and Guz, O.A. (2009), Proektirovanie i testirovanie tsifrovykh system na kristallakh [Design and testing of digital systems on crystals], KhNURE, Kharkov, Ukraine.
6. Pomeranz, I. and Reddy, S.M. (1995), “Aliasing computation using fault simulation with fault dropping”, IEEE Transactions on Computers, pp. 139-144.
7. Ubar, R., K~ousaar, J., Gorev, M. and Devadze, S. (2015), “Combinational fault simulation in sequential circuits”, IEEE International Symposium on Circuits and Systems (ISCAS), 2015, Lisbon, pð. 2876-2879.
8. Gorev, M., Ubar, R. and Devadze, S. (2015), “Fault simulation with parallel exact critical path tracing in multiple core environment”, Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE), 2015, Grenoble, pp 1180-1185.
9. Pomeranz, I. (2014), “Fault simulation with test switching for static test compaction”, Proceedings of IEEE 32nd VLSI Test Symposium (VTS), 2014, Napa, CA, pp. 1-6.
10. Molnar, L. and Gontean, A. (2016), “Fault simulation methodes”, Proceedings of the 12th IEEE International Symposium on Electronics and Telecommunications (ISETC), 2016, Timisoara, Romania, pp. 194-197.
11. Hadjitheophanous, S., Neophytou, S.N. and Michael, M.K. (2016), “Scalable parallel fault simulation for shared-memory multiprocessor systems”, Proceedings of the IEEE 34th VLSI Test Symposium (VTS), 2016, Las Vegas, NV, pp. 1-6.
12. Mirkhani, S. and Abraham, J.A. (2014), “EAGLE: A regression model for fault coverage estimation using a simulation based metric”, Proceedings of the International Test Conference, 2014, Seattle, WA, pp. 1-10.